We introduce a non-volatile digital logic and memory concept in which the binary data is stored in the transverse magnetic domain walls present in in-plane magnetized nanowires with sufficiently small cross sectional dimensions. We assign the digital bit to the two possible orientations of the transverse domain wall. Numerical proofs-of-concept are presented for a NOT-, AND-and OR-gate, a FAN-out as well as a reading and writing device. Contrary to the chirality based vortex domain wall logic gates introduced in Omari and Hayward (2014 Phys. Rev. Appl. 2 044001), the presented concepts remain applicable when miniaturized and are driven by electrical currents, making the technology compatible with the in-plane racetrack memory concept. The individual devices can be easily combined to logic networks working with clock speeds that scale linearly with decreasing design dimensions. This opens opportunities to an all-magnetic computing technology where the digital data is stored and processed under the same magnetic representation.
Introduction
The current information and communication technology developments are driven by a continuous miniaturization and energy reduction to meet e.g. stringent mobile applications demands. As further downscaling of nanoelectronic elements leads to more and more heat dissipation per unit area, research efforts are devoted to finding radically new solutions, away from semiconductor based electronics, to develop new memory and logic concepts [1] . In this context, magnetic nanowire based technologies are promising [2] . Such technologies also demonstrate radiation hardness, making them especially interesting for e.g. aerospace applications [3] . In magnetic nanowires with deep sub-micrometer cross sectional dimensions, two types of magnetic domains can exist with 180 degree difference in magnetization orientation, making such domains ideal to represent digital data in a non-volatile way. Interestingly, spin-polarized electrical currents are able to move the magnetic domains (the data) along the nanowire geometry [4] , possibly passing a reading and/or writing head. This gave rise to the introduction of the racetrack memory concept [5] . Also complementary magnetic domain based logic elements, using rotating magnetic fields to route and process the magnetic data, were designed [6] .
Such combinations of magnetic nanowire based memory and logic elements are advantageous as they eliminate the currently existing distinction between active (volatile) and passive (non-volatile) memories. Indeed, when the digital data is manipulated in a magnetic representation identical to as it is stored, a translation between magnetic and electrical bits as well as the constant refreshing of electrical bits become superfluous. This enables a reduction in the number of components per chip leading to a high processing speed and a reduced power consumption. While magnetic field driven logic elements were experimentally demonstrated [6] , current driven alternatives would be preferable with respect to miniaturization. Indeed, while magnetic fields are highly nonlocal in nature, the effect of electric currents is restricted to the nanowire to which they are applied. Moreover, since the magnetic domain (wall) dynamics depends on the current density [7] , power consumption scales down when reducing cross sectional dimensions.
Very recently, Omari et al [8] proposed to use the magnetic domain walls rather than the magnetic domains to store the digital data. In particular, in in-plane magnetized nanowires with sufficiently large cross sectional dimensions vortex domain walls exist [9] of which the chirality (clockwise or counter clockwise) can represent the digital data. They introduced numerical prototypes for logic gates and a fan-out system. Such domain wall technologies are promising as the digital bit is stored in a smaller volume that can be more easily manipulated compared to a complete magnetic domain. For example, changing a sequence of three consecutive bits from '1-1-1' to '1-0-1' corresponds to the creation of a domain, and two associated domain walls when the magnetic domain represents the bit value. In contrast, in the domain wall-based approach, this redefining does not require the creation and/ or annihilation of domains and/or domain walls: one only needs to manipulate the domain wall itself. This vortex chirality based digital concept faces however several drawbacks. The propagation of the vortex domain walls and the manipulation of their chirality is driven by magnetic fields. Also, vortex domain walls can not exist in magnetic nanowires with reduced cross sectional dimensions. Furthermore, the functioning of the proposed designs is very sensitive to dimensions of pinning sites and nanowire widths. These aspects hinder miniaturization. Moreover, their numerical designs require a Gilbert damping increased by about one order of magnitude to 0.5, increasing the intrinsic magnetic losses proportionally. Furthermore, despite several experimental investigations [10] [11] [12] , Omari et al mention that methods for controllably injecting and sensing vortex domain walls have not yet been fully developed. Based on their simulations, they envisage a clock speed of 50-100 MHz.
In this paper, we introduce an alternative magnetic domain wall based memory and logic technology in which the shape of the transverse domain wall present in in-plane magnetized magnetic nanowires with reduced cross sectional dimensions [9] represents the digital bit. We give numerical proofs-of-concept for logic elements, a fan-out system as well as a reading and writing device. In all components, localized spin polarized currents drive the domain wall motion and control the domain wall bit, making our concepts complementary to the in-plane racetrack memory. As the magnetization dynamics depends on the current density, the total driving current scales down proportional with cross-sectional dimensions of the nanowire. In this downscaling process, the transverse domain wall remains stable, making the presented concepts perfectly suitable for miniaturization. Contrary to [8] , all designs have input and output nanowires with identical cross sectional dimensions enabling a straight forward design of logic networks. Moreover, we show that our concepts are relatively robust against geometrical inaccuracies. Envisaged clock speeds scale proportional with miniaturization starting from a clock speed of about 66 MHz for the presented elements with 100 nm wide nanowires.
Methodology
Transverse domain wall based digital elements are numerically designed using the micromagnetic software package MuMax [13, 14] ). In both cases snapshots are taken every 2 ns.
Figure 1(a) shows the four possible domain walls in the Permalloy nanowire. The characteristic triangular shape of the transverse domain walls results from the competition between demagnetizing and exchange interactions [9] . We assign a digital 1 to the V-orientation and a digital 0 to the Λ-orientation of the wall. As both orientations are equally stable they are a valid candidate to store the digital bit. Contrary to magnetic fields, electrical currents applied along the wire axis move all domain walls (bits) into the same direction ensuring the functionality of the logic designs for both tail-to-tail and headto-head transverse domain walls. The domain wall velocity versus applied current density j is illustrated in figure 1(b) . The local maximum defines the Walker breakdown current density j w . For current densities < j j w , the domain wall moves along the wire with a constant speed proportional to the current density without changing its shape, see figure 1(c). For current densities > j j w , the domain wall continuously changes its orientation V → Λ → V →... Here, the domain wall velocity is not constant in time leading to a reduced average velocity, see figure 1(d). In terms of the envisaged transverse domain wall based technology this means that for current densities below j w , the digital data is fixed and moving at a constant speed while above j w the digital data is moving and continuously changing its bit value. In our numerical designs we incorporated space varying current densities computed with COMSOL multiphysics.
Logical gates

NOT-gate
A NOT-gate, or inverter, is a basic logic element that converts a logic '0' into a logic '1' and vice versa. In our approach, this translates into reverting the domain wall orientation. As this naturally happens when applying a current density > j j w , see figure 1(d), NOT-gate functioning can be accomplished by locally tailoring the Walker breakdown properties. A possible NOT-gate design is presented in figure 2 (a). The material properties have been adjusted over a length L, such that the Walker breakdown current density j L w is reduced in this part of the nanowire. Several material as well as geometrical parameters (e.g. wire width and thickness, disorder [15] ) can be locally changed to create such an effect. We chose to vary the Gilbert damping, see figure 2(b). When applying a current density < < j j j L w w , one can obtain one single switch of the domain wall orientation-V to Λ or vice versa-if the length L allows so. Figure 2 (c) shows that NOT-gate functioning is obtained over a wide range of − j L combinations, proving the robustness of the design.
Doping with rare-earth metals can be used to vary the damping parameter α in the nanowire [16, 17] . An increase in α of 0.01 can be achieved by adding an atomic concentration of 20, 0.26, 0.28, or 0.59 percent of respectively Gd, Tb, Dy, or Ho to the Permalloy material, as estimated from [17] .
AND-and OR-gate
The AND-gate implements logical conjunction, while the OR-gate implements logical disjunction. A possible design of an AND-gate with two domain wall bits at its input channels is presented in figure 3 . In both input nanowires a current density < j j w is injected to move the domain walls. From figures 3(b)-(e) it is clear that the functionality of the device depends on the domain wall bit arriving first at the junction (region III): when the domain wall bit in the bottom input nanowire arrives first, OR-gate functionality is obtained while AND-gate functionality is obtained when the domain wall bit in the top input nanowire arrives first. Similar behavior was observed by Omari et al in their design of e.g. a NAND gate.
In our design, the first arriving domain wall bit pins at the junction itself and at additional notches highlighted in figure 3(a) by the purple boxes. At the arrival of the second bit, the resulting two-domain wall complex depins and combines to the output domain wall bit. The depinning dynamics for all possible combinations of input (head-to-head) domain wall bits, depending on the arrival sequence is shown in figures 3(b)-(e). One can qualitatively understand the depinning dynamics by interpreting how the magnetic flux runs through the DW structures. In panels (b) and (c) identical input bits naturally merge to the same output bit, preserving the flux direction present in the input bits. The domain wall bits in panel (d) have their vertex of the V or Λ shape pinned at the notch and their flux expands over the complete junction area. This flux forces the last arriving domain wall to switch its magnetization direction by means of an intermediate antivortex state, adding enough energy to depin the domain wall complex. In panel (e) the first domain wall bit has its vertex pinned at the junction, introducing a more localized flux, barely influencing the magnetization orientation in the secondly arriving domain wall bit. The arrival of the second domain wall bit again depins the system, now forming an unstable antivortex domain wall with a core polarization corresponding to the out-of-plane tilting direction of the pinned domain wall. It is known that, when a spin-polarized current is applied to the domain wall, it is tilted out-of-plane [18] . The same is valid for a trapped domain wall, where the spin torque is balanced by an out-of-plane tilting, as can be seen from the generalized 1D model [19] . Similar to vortex domain walls [20] , An alternative way to understand the depinning dynamics is based on winding numbers. Conservation of total winding number [11, 21] ensures a stable and deterministic functionality of the AND-and OR-gates as outlined in figures 3(f)-(i) for OR-gate functionality. A transverse domain wall has winding number −1/2 at the vertex of its triangular shape and +1/2 at the other nanowire edge. In the AND-/OR-gates, the first arriving domain wall bit always pins with one winding center at the junction and the other at one of the outer notches. For identical input domain wall bits-panels (f) and (g)-the depinning results from the annihilation of winding numbers +1/2 and −1/2 near the junction. In panel (h), both domain walls have identical winding number +1/2 in the center near the junction, resulting in a repulsion of the winding centers. Here, depinning happens by splitting the −1/2 winding center of the last arrived domain wall bit into centers with winding number −1 and +1/2, i.e. by antivortex creation. The antivortex core (winding number −1) annihilates the two centers with winding number +1/2 near the junction. In panel (i) the depinning is caused by merging of the two centers with winding number −1/2 to an antivortex core (winding number −1) with polarization determined by the first arriving domain wall bit.
Since the functionality of the device depends on the domain wall bit arrival, it is important to control the initial bit location e.g. by introducing pinning sites (encircled in figure 3(a) ) as well as controlling the propagation speed of the domain wall. When an identical current density, sufficiently large to depin the domain wall from the notch (see further), but smaller than j w is applied on both nanowires the domain wall bits propagate into the device. Slowing down the domain wall in one input arm enables one to control the arrival sequence. In figure 3(a) , the domain wall in the bottom nanowire is slowed down by locally increasing the Gilbert damping to 0.03 in the green delineated area ( figure 2(b) ). As mentioned before, this can experimentally be accomplished by doping this area with rare-earth metals [16, 17] .
At the junction region III, see figure 3 (a), we used rectangular pinning notches and checked that their length and width can vary from 15.625 nm to 62.5 nm and 6.25 nm to 9.375 nm without changing the functionality of the logic gate. Moreover, electrical contacts are added to ensure that the current density in the output nanowire is the same compared to the input nanowires. The presented design operates for current densities
. A notch is added in the output nanowire (region IV) to control the bit location at the output channel of the logic gate.
FAN-out
In a FAN-out element, an input bit is duplicated into two output bits. A possible design is similar to the AND/OR-gate presented above with the data now propagating from the right to left. The delay element in region I and the notches in region III become superfluous. Figure 4 shows snapshots of the magnetization dynamics at the (dis)junction. The opening angle at the junction is halved compared to the one in figure 3(a) . In region III the transverse domain wall gets an increasing asymmetric shape with increasing nanowire width, see panel (a) and (b). At the (dis)junction, the domain wall splits introducing additional winding numbers +1/2 and −1/2. The part with vertex near the junction (winding number −1/2) moves on, while the other part initially pins, panels (c)-(f). Ultimately, magnetostatic interactions between the two domain walls depin the latter, panels (g)-(i). The presented design functions in the same current density range as the AND/OR gates.
Writing and reading devices
While the chirality based vortex domain wall logic [8] lacks an easily implementable mechanism to read and write the digital bit, reading and writing of the transverse domain wall bit is possible by measuring magnetization directions in the domain wall. To write a digital bit, one needs to define the output domain wall orientation (V or Λ) irrespective of its input value. A possible design of a writing element is presented in figure 5 . It has a symmetric pinning site-here triangular notches placed at both sides of the nanowire-which initially pins the domain wall, see top part of panels (a) and (b). Furthermore, the device contains electrodes with length L at the top and bottom edge which can locally apply a transverse current density j y across the wire. When applying a current j x larger than the depinning current, the domain wall bit propagates through the wire passing the region between the electrodes while also tilting the magnetic moments within the domain wall out-of-plane [18] . Here, the additional current density j y stabilizes domain walls bits with magnetization orientation in the same direction of the current j y , see figure 5 (a), and destabilizes domain wall bits with opposite magnetization orientation, see figure 5(b) . This corresponds to delivering a torque pushing the tilted moments back in-plane (shifting the Walker breakdown j w to higher current densities j x ) and pushing them further out-of-plane (shifting j w to lower j x ) respectively: in the case depicted in panel (b), the magnetization inside the domain wall reverses, changing also the V-shape of the domain wall (digital 1) into the Λ-shape (digital 0). The reversal happens by means of intermediate antivortex creation, similar to what happens above the Walker breakdown. Hence, a transverse current density j y can set the domain wall orientation (the bit) independent of its initial state.
The magnetization orientation in a domain wall bit not only depends on the domain wall shape (V or Λ), but also on the head-to-head or tail-to-tail nature of the wall. This is to be taken into account when applying j y . Figure 5(c) shows the direction of j y to get the desired output. In the writing device, a Magnetic Tunnel Junction (MTJ) determines the magnetization orientation in the domain left of the pinned domain wall bit to distinguish between a head-to-head or tail-to-tail domain wall. Furthermore, since the bit reverses while propagating, the length L of the electrodes has to be tailored to sustain the complete reversal process. The minimum length depends on the current density j x driving the domain wall along the nanowire and on the amplitude of the current density j y destabilizing the domain wall. Figure 5(c) , shows the minimum [ j x -L] values that guarantee a correct functionality for the writing device for various transverse current densities j y . When applying larger transverse currents j y the minimum values for L and j x shift to lower values as can be expected. In practice, it is challenging to apply currents j x and j y independent from each other. As an alternative, pulsed currents j x and j y succeeding each other can be applied, thereby exploiting the inertia of the moving domain wall. This was confirmed with simulations: for example, when applying a pulse of = j 12 To read a digital bit, one needs to determine its shape (V or Λ). Figures 6(a) and (b) present a possible design for a reading element. Similar to the writing element, this design has a symmetric pinning site to initially pin the domain wall, see top part of panels (a) and (b). Next to a MTJ to determine the magnetization orientation in the domain left of the pinned domain wall (MTJ 1 ), there is a MTJ centered on the pinning site to distinguish between the magnetization orientation of a positively and negatively polarized domain wall (MTJ 2 ). Combining the information extracted from these two MTJs unambiguously renders the bit value of the pinned domain wall as illustrated in panel (c). Instead of using two MTJs, one can also distinguish between a V and Λ transverse domain wall shape by measuring the resistivity when the domain wall is pinned at a triangular notch placed at one side of the nanowire. This has been demonstrated experimentally [22] . However, since such a readout scheme relies on detecting extremely small signals, the signal-to-noise ratio is much worse than in the case of using MTJs. Anyway, this readout only needs to be realized when interfacing with other logic and will be reduced when more magnetic logic is integrated.
Discussion
The numerical proofs-of-principle presented here demonstrate that it is theoretically feasible to make an all-magnetic ICT platform in which the digital data is stored and processed under the same magnetic representation. As all devices have identical input and output cross sectional dimensions, digital networks can be designed in which multiple digital elements are combined. This way, a FAN-out element can duplicate the digital bits stored in a wire of an in-plane racetrack memory in order to perform digital operations on it. Contrary to magnetic field driven elements, our current driven concepts enable the data to easily propagate through bended nanowires [23] , resulting in little geometrical restrictions when connecting the elements. Moreover, the use of electrical currents makes it possible to process multiple successive data bits in one and the same nanowire network.
Similar to the racetrack memory, the bit location within nanowire networks can be controlled by introducing pinning sites combined with the use of current pulses. Figure 7 presents the maximum current for which a bit pins at symmetrically placed notches e.g. used at the input and output of the AND-and OR-gate, see figure 3 . For instance, using notches with height ± 7 2.5 nm in combination with a current density j 1 of 2.5 A μm −2 ensures that all bits in the network are pinned at predefined locations. When applying a current density j 2 of e.g. 12.5 A μm −2 all bits depin and continue propagating through the network. Hence, when using current pulses that successively switch between = j j 1 and = j j 2 and tailoring the digital elements lengths, the data can be processed and its position can be controlled at all time. Note that all our devices can function with a current density μ < < − j 11 A m 14 2 2 A μm −2 . Ensuring a more or less uniform current density with an operating range of 10 % in the logic components will be challenging, especially in the FAN-out and the AND-/OR-gate. However, it will not depend on the logic state of the components since the AMR values of domain walls contribute only in the order of 0.1% to the resistivity [22, 24] . While our numerical designs are relatively robust with respect to changes to the specific shape and the depth of the pinning sites, pinning is known to have a stochastic character [25, 26] . This can impede the implementation of the presented technology, equally as all other magnetic nanowire based digital technologies, and is subject to various specific studies [22, 23, [27] [28] [29] .
An alternative pinning approach could be a local increase of material disorder. This gives rise to a collective pinning mechanism and is less constrained by the lithography limitations, making the proposed logic schemes cheaper to implement, while also offering better miniaturization possibilities [15, 30] . One way to create such pinning sites is by local implantation of chromium ions [31, 32] . The strength of the pinning potential is then determined by the chromium ion fluence.
For the presented proofs-of-concept, the AND-/OR-gates have the longest bit run-through time of about 100 ns at high current density j 2 . Combined with a 50 ns low current density ( j 1 ) time window to pin the domain walls at predefined locations, this leads to an estimated pulse length of about 150 ns, and thus an envisaged clock speed of 66 MHz. Contrary to the chirality based domain wall concept [8] , the presented technology can be miniaturized since also in smaller nanowires the transverse domain wall remains stable. Figure 7 (b) shows how halving the nanowire width from 100 nm to 50 nm (and thus also halving the lateral dimensions) has only an impact on the Walker breakdown current j w , but not on the domain wall velocity below it. Hence when downscaling in-plane dimensions of the presented concepts (tailoring again notch depths, electrode lengths, etc), run-through times are downscaled proportionally. Consequently, envisaged clock speeds scale linearly with miniaturization.
Similar to other electric current based magnetic domain (wall) technologies, the proposed concepts suffer also from serious Joule heating, making the experimental implementation of current driven domain (wall) technologies in general challenging. However, controlled current induced domain wall motion has been demonstrated experimentally by several groups, see [33] and references therein. Moreover, switching of the transverse domain wall orientation above the Walker breakdown is experimentally observed at relatively low current densities compared to ideal nanowires [34, 35] . Vanhaverbeke et al [34] and Heyne et al [35] observe the transformations above the Walker breakdown respectively at about 1.7 A μm −2 and at an even lower current density of about 1 A μm −2 . Current studies to minimize Joule heating comprise optimization of current pulse profiles [36] . Alternatively, concepts based on high PMA materials could be developed since current induced domain wall motion in such systems is observed at significantly lower current densities [37] [38] [39] . However, the domain wall chirality should not be fixed like in some concepts of PMA racetrack memory discussed in [40] . Another aspect characteristic to nanowires with transverse domain walls is the mutual interaction between domain walls in nanowires due to their stray fields [41, 42] . In the design of the AND/OR-gates and the FAN-out, these are taken into account. Also in the design of complete (parallel) logic networks these mutual interactions need to be properly addressed.
Conclusions
We have introduced a digital logic and memory concept in which the binary data is stored in the magnetic transverse domain walls rather than the magnetic domains existing in in-plane magnetized nanowires with reduced cross sectional dimensions. Numerical proofs-of-concept are presented for a NOT-, OR-and AND-gate, a FAN-out as well as a reading and writing device. Since all designs are current driven and have identical cross sectional dimensions at the input and output nanowires, the devices can be easily combined to logic networks that are compatible with the in-plane racetrack memory concept. Contrary to field driven vortex domain wall based technologies, the transverse domain wall bit remains stable when downscaling the technology. While the sub-optimal designs presented here have an envisaged clock speed of about 66 MHz, clock speeds are expected to scale linearly with miniaturization. This opens opportunities towards a future all-magnetic high-density computing technology in which the data is stored and processed under the same magnetic representation.
